JPH0464828U - - Google Patents
Info
- Publication number
- JPH0464828U JPH0464828U JP10788090U JP10788090U JPH0464828U JP H0464828 U JPH0464828 U JP H0464828U JP 10788090 U JP10788090 U JP 10788090U JP 10788090 U JP10788090 U JP 10788090U JP H0464828 U JPH0464828 U JP H0464828U
- Authority
- JP
- Japan
- Prior art keywords
- multiplier
- decoder
- circuit
- selector
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Complex Calculations (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10788090U JP2524035Y2 (ja) | 1990-10-15 | 1990-10-15 | 畳み込み演算回路用乗算器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10788090U JP2524035Y2 (ja) | 1990-10-15 | 1990-10-15 | 畳み込み演算回路用乗算器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0464828U true JPH0464828U (en]) | 1992-06-04 |
JP2524035Y2 JP2524035Y2 (ja) | 1997-01-29 |
Family
ID=31854596
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10788090U Expired - Lifetime JP2524035Y2 (ja) | 1990-10-15 | 1990-10-15 | 畳み込み演算回路用乗算器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2524035Y2 (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021152703A (ja) * | 2020-03-24 | 2021-09-30 | 株式会社東芝 | ニューラルネットワーク装置およびニューラルネットワークシステム |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7183079B2 (ja) | 2019-03-08 | 2022-12-05 | 株式会社東芝 | 半導体装置 |
-
1990
- 1990-10-15 JP JP10788090U patent/JP2524035Y2/ja not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021152703A (ja) * | 2020-03-24 | 2021-09-30 | 株式会社東芝 | ニューラルネットワーク装置およびニューラルネットワークシステム |
Also Published As
Publication number | Publication date |
---|---|
JP2524035Y2 (ja) | 1997-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH08506953A (ja) | ダイレクト型firフィルタにおけるスカラ積の計算 | |
JPH0464828U (en]) | ||
JPH05197525A (ja) | オペランドを否定するための否定方法及び否定回路 | |
JPS5814691B2 (ja) | 2進加算回路 | |
JPH03661B2 (en]) | ||
JP3210420B2 (ja) | 整数上の乗算回路 | |
JP2630778B2 (ja) | 低周波帯域デジタルフィルタの構成方法 | |
JPS6259828B2 (en]) | ||
JPS6083140A (ja) | 乗算器 | |
JPH0773022A (ja) | ディジタル信号処理方法及びその装置 | |
JP2550597B2 (ja) | 2乗器 | |
JPS6152493B2 (en]) | ||
JP3053637B2 (ja) | ディジタルフィルタの演算方法 | |
JPH0424728B2 (en]) | ||
JPS553066A (en) | Composite multiplier | |
JPH0119293B2 (en]) | ||
JPS59123087A (ja) | 累算器 | |
JPS60160720A (ja) | 半導体装置 | |
JPS62293811A (ja) | フアイナイト・インパルス・レスポンス・デジタル・フイルタ | |
JPS63183635U (en]) | ||
JPH0284426U (en]) | ||
JPS6115619B2 (en]) | ||
JPH0267288U (en]) | ||
JPS6364134U (en]) | ||
JPS62183250U (en]) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |